
2006 Microchip Technology Inc.
Preliminary
DS70178C-page 275
dsPIC30F1010/202X
APPENDIX A:
REVISION HISTORY
Revision A (June 2006)
Initial release of this document.
Revision B (August 2006)
This revision includes:
Updated
to
include
INTTREG register.
Updated device configuration registers to include FBS
Boot Code Segment and FOSCEL Oscillator Selection
Updated Electrical Characteristics:
IIDLE Parameter DC43f Max Value revised to
Typographical corrections:
dsPIC30F1010/2020 Port Registers (see
Table 6-1)
- TRISA SFR bit 9 corrected to “TRISA9”
- TRISD SFR Reset State corrected to
“0000 0000 0000 0011”
- TRISA SFR bit 0 corrected to “unused”
- PORTA SFR bit 0 corrected to “unused”
- LATA SFR bit 0 corrected to “unused”
- TRISD SFR bit 0 corrected to “TRISD0”
- PORTD SFR bit 0 corrected to “RD0”
- LATD SFR bit 0 corrected to “LATD0”
- TRISD SFR reset state corrected to
“0000 0000 0000 0011”
dsPIC30F1010/202X CNEN1 SFR reset state
corrected to “0000 0000 0000 0000“
- Bit 13 description corrected to “TRGSTAT”
- Bit 10 description corrected to “TRGIEN”
- Bits 15-14 corrected to “unused”
- TRGSRC2<4:0> corrected to include bit 4
Revision C (November 2006)
This revision includes:
Updated RC, EC and HS Crystal operating frequencies
for Industrial and Extended Temperatures.
Revised SPI section to reflect updated operating fre-
Updated Electrial Characteristics:
Supply voltage parameter DC11 minimum value